


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [All](#)

Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "((((thread*, multithread*) <and> (swap*,switch*) <near/5> context*)<in>metadata..."

e-mail

Your search matched **10** of **91** documents.A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

» Search Options

[View Session History](#)[New Search](#)

» Key

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

Modify Search

((((thread*, multithread*) <and> (swap*,switch*) <near/5> context*)<in>metadata))

[Search](#)☐ Check to search only within this results set

Display Format:



Citation



Citation & Abstract

[view selected items](#)[Select All](#) [Deselect All](#)**1. Supporting demanding hard-real-time systems with STI**

Welch, B.J.; Kanaujia, S.O.; Seetharam, A.; Thirumalai, D.; Dean, A.G.;

[Computers, IEEE Transactions on](#)

Volume 54, Issue 10, Oct. 2005 Page(s):1188 - 1202

Digital Object Identifier 10.1109/TC.2005.169

[AbstractPlus](#) | Full Text: [PDF](#)(1464 KB) IEEE JNL[Rights and Permissions](#)**2. PRESTOR-1: a processor extending multithreaded architecture**

Tanaka, K.;

[Innovative Architecture for Future Generation High-Performance Processors and Systems, 2005](#)

17 Jan. 2005 Page(s):8 pp.

Digital Object Identifier 10.1109/IWIA.2005.39

[AbstractPlus](#) | Full Text: [PDF](#)(512 KB) IEEE CNF[Rights and Permissions](#)**3. A 4.75GOPS single-chip programmable processor array consisting of a multithreaded proce SIMD and IO processors**

Young-Don Bae; In-Cheol Park;

[Custom Integrated Circuits Conference, 2004. Proceedings of the IEEE 2004](#)

3-6 Oct. 2004 Page(s):583 - 586

[AbstractPlus](#) | Full Text: [PDF](#)(561 KB) IEEE CNF[Rights and Permissions](#)**4. Enhancing the AvrX kernel with efficient secure communication using software thread integ**

Ganesan, P.; Dean, A.G.;

[Real-Time and Embedded Technology and Applications Symposium, 2004. Proceedings. RTAS 2004](#)

25-28 May 2004 Page(s):265 - 274

Digital Object Identifier 10.1109/RTAS.2004.1317272

[AbstractPlus](#) | Full Text: [PDF](#)(775 KB) IEEE CNF[Rights and Permissions](#)**5. The Weaves runtime framework**

Srinidhi Varadarajan;

[Parallel and Distributed Processing Symposium, 2004. Proceedings. 18th International](#)

26-30 April 2004 Page(s):197

Digital Object Identifier 10.1109/IPDPS.2004.1303219

[AbstractPlus](#) | Full Text: [PDE\(1361 KB\)](#) | [IEEE CNF](#)
[Rights and Permissions](#)



6. Fast context switching by hierarchical task allocation and reconfigurable cache

Tanaka, K.;

[Innovative Architecture for Future Generation High-Performance Processors and Systems, 2003](#)

17 July 2003 Page(s):20 - 29

Digital Object Identifier 10.1109/IVMA.2003.1262779

[AbstractPlus](#) | Full Text: [PDE\(6163 KB\)](#) | [IEEE CNF](#)

[Rights and Permissions](#)



7. Real-time scheduling on multithreaded processors

Kreuzinger, J.; Schulz, A.; Pfeffer, M.; Ungerer, T.; Brinkschulte, U.; Krakowski, C.;

[Real-Time Computing Systems and Applications, 2000. Proceedings. Seventh International Confer](#)

12-14 Dec. 2000 Page(s):155 - 159

Digital Object Identifier 10.1109/RTCSA.2000.896384

[AbstractPlus](#) | Full Text: [PDE\(464 KB\)](#) | [IEEE CNF](#)

[Rights and Permissions](#)



8. An improved dynamic register array concept for high-performance RISC processors

Scholz, T.; Schafers, M.;

[System Sciences, 1995. Proceedings of the Twenty-Eighth Hawaii International Conference on](#)

Volume 1, 3-6 Jan. 1995 Page(s):181 - 190 vol.1

Digital Object Identifier 10.1109/HICSS.1995.375395

[AbstractPlus](#) | Full Text: [PDE\(676 KB\)](#) | [IEEE CNF](#)

[Rights and Permissions](#)



9. MiThOS-a real-time micro-kernel threads operating system

Mueller, F.; Rustagi, V.; Baker, T.P.;

[Real-Time Systems Symposium, 1995. Proceedings., 16th IEEE](#)

5-7 Dec. 1995 Page(s):49 - 53

Digital Object Identifier 10.1109/REAL.1995.495195

[AbstractPlus](#) | Full Text: [PDE\(508 KB\)](#) | [IEEE CNF](#)

[Rights and Permissions](#)



10. Multi Windows: a dynamic register array concept for high-performance RISC processors

Scholz, T.; Schafers, M.;

[EUROMICRO 94. System Architecture and Integration. Proceedings of the 20th EUROMICRO Con](#)

5-8 Sept. 1994 Page(s):523 - 530

Digital Object Identifier 10.1109/EURMIC.1994.390362

[AbstractPlus](#) | Full Text: [PDE\(600 KB\)](#) | [IEEE CNF](#)

[Rights and Permissions](#)

[Help](#) [Contact Us](#) [Privacy](#)

© Copyright 2006 IEEE

Indexed by
 Inspec®